冷凍空調自動控制 -訊號擷取系統 李達生.

Slides:



Advertisements
Similar presentations
Final Review Chapter 1 Discrete-time signal and system 1. 模拟信号数字化过程的原理框图 使用 ADC 变换器对连续信号进行采样的过程 使用 ADC 变换器对连续信号进行采样的过程 x(t) Analog.
Advertisements

专题八 书面表达.
資料庫設計 Database Design.
即兴中文讲演比赛 On-Site Speech 新型比赛项目
Combinational Logic 組合邏輯
Audio.
An Ultra-Wearable, Wireless, Low Power ECG Monitoring System
XI. Hilbert Huang Transform (HHT)
Leftmost Longest Regular Expression Matching in Reconfigurable Logic
开关磁阻电机在风力发电中的应用 香港理工大学 电力电子研究中心 Dept. of Electrical Engineering
CH1 Number Systems and Conversion
IV. Implementation IV-A Method 1: Direct Implementation 以 STFT 為例
Ⅱ、从方框里选择合适的单词填空,使句子完整通顺。 [ size beef special large yet ]
Mini-SONG & Site testing at Delingha
Population proportion and sample proportion
组合逻辑 刘鹏 Mar. 17, 2015 浙江大学 信息与电子工程系
CH.2 Introduction to Microprocessor-Based Control
Differential Equations (DE)
Just Missed Out 馬太福音 Matthew 8:28-34.
VAC电流传感器用于工业电源 VAC Current Sensors for Industrial Applications
冷凍空調自動控制 - PID Controller
Noise & Distortion in Microwave Systems.
微程序控制器 刘鹏 Dept. ISEE Zhejiang University
II. Short-time Fourier Transform
组合逻辑3 Combinational Logic
製程能力分析 何正斌 教授 國立屏東科技大學工業管理學系.
冠词的特殊位置(续).
緣由 由於積體電路(Integrated Circuit, IC)製造技術的精進,系統設計已由運用個別積體電路功能整合的方式進步至系統晶片(System-on-a-Chip, SoC) 設計的世代。原本分屬不同設計範疇的類比(Analog)積體電路設計與數位(Digital)積體電路設計已經必須同時整合,而進入新的混合訊號(Mixed-Signal)積體電路設計的世代。
Simulink建模与仿真.
我的三个月 ——在实验室学习和探索 13级 自然科学试验三班 刘知平.
聲轉電信號.
概述 一、数/模和模/数器是模拟、数字系统间的桥梁 数 / 模(D / A)转换:
Fundamentals of Physics 8/e 31 - Alternating Fields and Current
Programmable Logic Architecture Verilog HDL FPGA Design
邏輯設計 Logic Design 顧叔財, Room 9703, (037)381864,
塑膠材料的種類 塑膠在模具內的流動模式 流動性質的影響 溫度性質的影響
磁共振原理的临床应用 福建医科大学附属第一医院影像科 方哲明.
第十五课:在医院看病.
示波器应用基本知识 以TDS3000B产品的基本功能为基础
類比轉數位 IC研究 組員:施怡儒 S 柯曄新 S 張久藝 S
Advanced Digital Signal Processing 高等數位訊號處理
實驗五 截波電路與箝位電路 實驗目的 瞭解何謂截波電路與箝位電路及其差異。 能預測一個直流偏壓對箝位電路之影響。 電子學實驗 陳瓊興編.
VIDEO COMPRESSION & MPEG
高性能计算与天文技术联合实验室 智能与计算学部 天津大学
準確性(Accuracy) 誤差種類 儀器準確度 時間因素 儀器參數.
中国科学技术大学计算机系 陈香兰 2013Fall 第七讲 存储器管理 中国科学技术大学计算机系 陈香兰 2013Fall.
True friendship is like sound health;
通信工程专业英语 Lesson 13 Phase-Locked Loops 第13课 锁相环
半導體專題實驗 實驗一 熱電性質與四點探針方法.
Or 蚂蚁的故事 一个寓言… 或者 May be not.... 不是个寓言而是个真的故事.....
The Ant A Fable... Or 蚂蚁的故事 May be not.... 一个寓言… 或者 不是个寓言而是个真的故事....
冷凍空調自動控制 - 控制系統範例 李達生.
XenICs近红外InGaAs相机的性能测试
磁共振原理的临床应用.
5.4 直流电压的数字化测量及A/D转换原理 5.4.1 DVM的组成原理及主要性能指标 1)DVM的组成
动词不定式(6).
5. Combinational Logic Analysis
冷凍空調自動控制 -訊號雜訊處理 李達生.
2 Number Systems, Operations, and Codes
第四章 MSP430數位I/O原理與實驗.
Chapter 5 Data Acquisition Circuits Prof. Dehan Luo
自主练悟 ①(2017·桂林市联考)To them, life is a competition — they have to do _______ (good) than their peers to be happy. ②(2017·菏泽市模拟)People who forgive.
Introduction to Computer Security and Cryptography
第三章时 域 分 析 引言 语音信号的短时处理方法 短时能量和短时平均幅度 短时平均过零率 短时自相关函数 短时时域处理技术应用举例
Principle and application of optical information technology
緣由 由於積體電路(Integrated Circuit, IC)製造技術的精進,系統設計已由運用個別積體電路功能整合的方式進步至系統晶片(System-on-a-Chip, SoC) 設計的世代。原本分屬不同設計範疇的類比(Analog)積體電路設計與數位(Digital)積體電路設計已經必須同時整合,而進入新的混合訊號(Mixed-Signal)積體電路設計的世代。
Gyrophone: Recognizing Speech From Gyroscope Signals
数字电子技术 项目5 简易数字电压表的设计与测试
词的搭配(二).
Hybrid fractal zerotree wavelet image coding
Presentation transcript:

冷凍空調自動控制 -訊號擷取系統 李達生

Focusing here… 概論 自動控制理論發展 自控系統設計實例 Laplace Transform 自動控制理論 系統穩定度分析 系統性能分析 PID Controller 冷凍空調自動控制 控制系統範例 控制元件作動原理 控制系統除錯 自動控制實務 節能系統控制 訊號擷取系統 訊號雜訊處理 快速溫控系統

Analog to Digital – A/D Converter 下圖為一典型的類比至數位訊號轉換器, 系統首先經由一組低通濾波器 (通常系統均有上限量測頻率), 而後再經過一取樣器, 在間隔固定時間T (取樣頻率), 取得時域上波形的訊號值大小, 將原有類比訊號轉化為數位訊號, 此系統稱為 A/D Converter Analog Signal Low Pass Filter Sampling Converter Digital Signal

Digital Signal Acquisition 經由固定時間取樣而得到的訊號, 可表示為 其中, T 是取樣的間隔時間, 轉變為 s plane 上, 可得 原訊號以特定頻率 1/T 的取樣, 在頻率域 w = 2p/T的訊號輸入時, 將導致一 DC 成分的假訊號產生

Aliasing DC 成分的假訊號產生稱為 Aliasing, 可簡單說明如圖 From The DSP Handbook: Algorithms, Applications and Design Techniques by Andrew Bateman, Iain Paterson-Stephens, 2002

Anti-Aliasing 為防止 Aliasing 現象, 採樣頻率需高過量測頻率至少兩倍以上, 即 此一頻率稱為 Nyquist Sampling Frequency, A/D 系統的低通濾波器, 即照此規範設計適當的濾波範圍

Resolution & S/N Ratio A/D Converter 的精度由其 bit 數決定, 假設有一A/D Converter bit 數為 n, 則代表其量化量測電壓量值為 若量測之電壓量誤差在單位量化量上是平均分布, 則 均方根誤差為

Resolution & S/N Ratio 據以計算 S/N Ratio 為

Other Performance Index of A/D Converter A/D轉換時間: 4 us min for example A/D解析度:8 bit ~ 16 bit (24 bit is the best one now) A/D電壓範圍 +/- 30V ~ +/- 5 mV for example 放大器增益: 1,8,64,512 for example 頻道數: 16 for example 雜訊比(S/N Ratio):78dB for 14 bit ….. Integral Linearity: 0.0015% FS for example Differential Linearity: ±1.5LSB for example 共模電壓(CMV): ±5V min for example 共模拒斥比(CMR): ±80dB for example 溫度漂移:增益: ±5ppm/C for example 時間漂移: 增益: ±27ppm/yr for example

A/D Converter Structure A direct conversion ADC or flash ADC has a comparator that fires for each decoded voltage range. The comparator bank feeds a logic circuit that generates a code for each voltage range. Direct conversion is very fast, but usually has only 8 bits of resolution (256 comparators) or less. ADCs of this type have a large die size, a high input capacitance, and are prone to produce glitches on the output (by outputting an out-of-sequence code). They are often used for video or other fast signals.

A/D Converter Structure A direct conversion ADC From Digital Fundamentals by Floyd, 2002

A/D Converter Structure A delta-encoded ADC has an up-down counter that feeds a digital to analog converter (DAC). The input signal and the DAC both go to a comparator. The comparator controls the counter. The circuit uses negative feedback from the comparator to adjust the counter until the DAC's output is close enough to the input signal. The number is read from the counter. Delta converters have very wide ranges, and high resolution, but the conversion time is dependent on the input signal level. Delta converters are often very good choices to read real-world signals. Most signals from physical systems do not change abruptly.

A/D Converter Structure A delta-encoded ADC From Digital Fundamentals by Floyd, 2002

A/D Converter Structure A successive-approximation ADC uses a comparator to reject ranges of voltages, eventually settling on a final voltage range. For example, the first comparison might decide the most significant bit of the output, the next comparison decides the next-most significant bit, etc. This is also called bit-weighting conversion. ADCs of this type convert very fast, and have good resolutions and quite wide ranges. They are more complex than some other designs.

A/D Converter Structure A successive-approximation ADC From Digital Fundamentals by Floyd, 2002

A/D Converter Structure A Tracking ADC produces a saw-tooth signal that ramps up and tracks the signal. When the ramp starts, a timer starts counting. When the ramp voltage matches the input, a comparator fires, and the timer's value is recorded. Timed ramp converters require the least number of transistors. The ramp time is sensitive to temperature because the circuit generating the ramp is often just some simple oscillator. There are two solutions: use a clocked counter driving a DAC and then use the comparator to preserve the counter's value, or calibrate the timed ramp. A special advantage of the ramp-compare system is that comparing a second signal just requires another comparator, and another register to store the voltage value.

A/D Converter Structure A Tracking ADC From Digital Fundamentals by Floyd, 2002

A/D Converter Structure A pipeline ADC (also called subranging quantizer) uses two or more steps of subranging. First, a coarse conversion is done. In a second step, the difference to the input signal is determined with a digital to analog converter (DAC). This difference is then converted finer, and the results are combined in a last step. This type of ADC is fast, has a high resolution and only requires a small die size.

A/D Converter Structure A pipeline ADC